<?xml version="1.0" encoding="ISO-8859-1"?>
<metadatalist>
	<metadata ReferenceType="Conference Proceedings">
		<site>sibgrapi.sid.inpe.br 802</site>
		<identifier>8JMKD3MGPBW34M/3DQ5TJ8</identifier>
		<repository>sid.inpe.br/sibgrapi/2013/03.26.01.58</repository>
		<lastupdate>2013:03.26.01.58.56 sid.inpe.br/banon/2001/03.30.15.38 cintiagraziele.silva@gmail.com</lastupdate>
		<metadatarepository>sid.inpe.br/sibgrapi/2013/03.26.01.58.56</metadatarepository>
		<metadatalastupdate>2013:04.05.17.23.35 sid.inpe.br/banon/2001/03.30.15.38 cintiagraziele.silva@gmail.com {D 1996}</metadatalastupdate>
		<isbn>85-244-0103-6</isbn>
		<citationkey>MartinsZuff:1996:ASReIm</citationkey>
		<title>ASIC Reconstrutor de imagens em tempo real</title>
		<format>Impresso, On-line.</format>
		<year>1996</year>
		<numberoffiles>1</numberoffiles>
		<size>23 KiB</size>
		<author>Martins, Carlos Augusto Paiva da Silva,</author>
		<author>Zuffo, João Antônio,</author>
		<affiliation>Departamento de Ciência da Computação da Pontifícia Universidade Católica de Minas Gerais (PUC-Minas)</affiliation>
		<affiliation>Laboratório de Sistemas Integráveis (LSI) da Escola Politênica da Universidade de São Paulo (USP)</affiliation>
		<editor>Velho, Luiz,</editor>
		<editor>Albuquerque, Arnaldo de,</editor>
		<editor>Lotufo, Roberto de Alencar,</editor>
		<e-mailaddress>cintiagraziele.silva@gmail.com</e-mailaddress>
		<conferencename>Simpósio Brasileiro de Computação Gráfica e Processamento de Imagens, 9 (SIBGRAPI)</conferencename>
		<conferencelocation>Caxambu</conferencelocation>
		<date>29 out. - 1 nov. 1996</date>
		<publisher>Sociedade Brasileira de Computação</publisher>
		<publisheraddress>Porto Alegre</publisheraddress>
		<pages>371-372</pages>
		<booktitle>Anais</booktitle>
		<tertiarytype>Comunicação Técnica</tertiarytype>
		<transferableflag>1</transferableflag>
		<keywords>image reconstructor ASIC, image reconstruction in real time, image reconstructor.</keywords>
		<abstract>This paper shows the architectural proposal for an Application Specific Integrated Circuit (ASIC) designed to perform image reconstruction in real time. The used reconstruction technique is called Normalized Sampled Finite Sinc Reconstructor (NSFSR), and has been implemented in software formerly. In this work we develop an ASIC that implements NSFSR as a dedicated static pipeline architecture in hardware optimized in performance. We model and simulate this architecture using VHDL hardware description language. Based on these results, we conclude that the proposed ASIC implements the NSFSR correctly and it is optimized if compared with a software implementation. Improvements should be done, but the results obtained up to now are very expressive and promising.</abstract>
		<type>Geral (Comunicações)</type>
		<language>pt</language>
		<targetfile>22 ASIC.pdf</targetfile>
		<usergroup>cintiagraziele.silva@gmail.com</usergroup>
		<visibility>shown</visibility>
		<mirrorrepository>sid.inpe.br/sibgrapi@80/2007/08.02.16.22</mirrorrepository>
		<hostcollection>sid.inpe.br/banon/2001/03.30.15.38</hostcollection>
		<username>banon</username>
		<lasthostcollection>sid.inpe.br/banon/2001/03.30.15.38</lasthostcollection>
		<url>http://sibgrapi.sid.inpe.br/rep-/sid.inpe.br/sibgrapi/2013/03.26.01.58</url>
	</metadata>
</metadatalist>